Verification Engineer sought by ARM Inc. in Chandler, AZ to be part of a small and talented Chandler-based processor RTL design team. Min Req: Master's Degree in Electrical Engineering, Computer Engineering or a related program and 2 years of experience in functional debugging of errors in the RTL model; Verilog HDL language and associated software simulators and waveform debugging tools; Developing detailed verification plans for the block/unit; Generating and running testcases on logic simulation models; Debugging and correcting functional errors in the RTL model, using simulation tools, debug tools, based on in-depth understanding of the architecture and RTL design of the processor; Defining and implementing functional coverage, and enhancing the testbench to ensure coverage closure. Send resume to: firstname.lastname@example.org. Reference #2004.
The job you are trying to reach from was originally posted at AVS Career Center.
AVS is a partner in the AIP Career Network, a collection of online job sites for scientists, engineers,
and computing professionals. Other partners include Physics Today, the American Association of Physicists in Medicine (AAPM), American Association of Physics Teachers (AAPT),
American Physical Society (APS Physics), IEEE Computer Society, and the Society of Physics Students (SPS) and Sigma Pi Sigma.